e*ECAD
Cadence
http://www.mentor.com/pads/
Click here for EDAToolsCafe Click here for EDAToolsCafe Click here for Internet Business Systems Click here for Hewlett Packard Click here for EDAToolsCafe
Search:
  Home | EDAVision | Companies | Downloads | Interviews | Forums | News | Resources |  ItZnewz  | | PCBCafe
  Check Mail | Submit Material | Universities | Books & Courses | Events | Membership | Fun Stuff | Advertise | EDA Weekly |
 Browse eCatalog:  Subscribe to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
Email: 
 EDAToolsCafe 

Printer Friendly Version

Sutherland HDL to conduct Silicon Valley’s First SystemVerilog Training Workshop

SAN JOSE, Calif.-- Oct. 28, 2002 -- Sutherland-HDL Inc (www.sutherland-hdl.com), a leader in HDL training for 11 years, will be providing Silicon Valley with its first comprehensive training opportunity on the SystemVerilog language. The 3-day open-enrollment workshop will be conducted November 6-8 in San Jose. A second workshop is planned for early December in San Jose.

"SystemVerilog extends the IEEE Verilog-2001 standard with high-level modeling constructs from C and C++, plus powerful assertion capability and language constructs for modeling and verifying large, complex designs," said Stuart Sutherland, Accellera SystemVerilog committee member and principal at Sutherland HDL.

SystemVerilog became an industry standard on June 4th of this year and has since received numerous endorsements from key EDA vendors. SystemVerilog has its roots in the Co-design (recently acquired by Synopsys) Superlog language, and is already supported by simulation, synthesis and other EDA tools. "SystemVerilog represents the future of Verilog," continued Sutherland. "Every engineer working on complex designs and IP models will benefit from the major enhancements to Verilog offered by SystemVerilog."

The 3-day San Jose workshop will provide the student with hands on experience with all the features of SystemVerilog. The workshop covers how to properly use the new data types in SystemVerilog, as well as the new programming constructs, structures, unions and arrays. System level designers and intellectual property modelers will be especially interested in the SystemVerilog interfaces and extensions to representing design hierarchy.

The cost of the workshop is $1,750. Students can register by completing the registration form at www.sutherland-hdl.com/registration_form.pdf and faxing it to 303-660-9478.

Sutherland HDL, Inc. provides advanced level training workshops on Verilog, SystemVerilog, VHDL, and the Verilog PLI. These workshops can be conducted on-site at any company. Open-enrollment workshops are also held at various locations and dates. Visit www.sutherland-hdl.com or call 1-866-HDL-XPRTS for details on all Sutherland HDL workshop offerings and open-enrollment workshop dates.

All other company and/or product names are the trademarks and/or registered trademarks of their respective owners.


Contact:
Sutherland HDL
Stuart Sutherland, 503-692-0898
stuart@sutherland-hdl.com
www.sutherland-hdl.com

Class Registration and Sales Information Line 303-688-2404

http://www.mentor.com/dsm/
http://www.mentor.com/fpga/
http://www.mentor.com/seamless/
http://www.mentor.com/pcb/
http://www.mentor.com/embedded/


Click here for Internet Business Systems Copyright 2002, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com